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ABSTRACT OF THESIS 
  
A NEW DESIGN OF DC-DC CONVERTER FOR CAPACITIVE DEIONIZATION 
PROCESS 
  
The shortage of clean water has become a significant global problem, and capacitive 
deionization (CDI) is a technology that can be used to help relieve the problem. A Ćuk 
converter system that can recover energy from CDI cells is described. This converter 
transfers energy between two CDI cells when a cell is in its desorption period, allowing 
energy that would otherwise be lost to be recovered and improving overall system 
efficiency. In order to control the states of the MOSFET switches in the converter, a self 
boost charge pump is used. In this way, the microcontroller can control system duty cycle 
and optimize energy efficiency. A design method of reducing ripple losses caused by 
passive elements is presented. Several sensor circuits and their design methods that can 
minimize power losses are shown. The influence of initial voltage drop and voltage ramp 
time is also examined. This Ćuk converter system is tested using a dummy cell and a real 
CDI cell. The converter system shows promising performance experimentally. 
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Chapter 1. Introduction 
1.1. Introduction 
Growing freshwater demand across the world has become a big problem due to increases 
in the global population, limited water resources, human activities, and pollution. More 
than 1.2 billion people suffer from water shortages, especially in third world countries. 
By 2025, the number of people with absolute water scarcity is expected to be more than 
1.8 billion [1]. 
The development of water treatment technologies is a good method to relieve this water 
scarcity problem. The current situation coupled with the rising cost of energy necessitates 
the development of cost effective and energy efficient water technologies. The current 
challenge associated with water treatment is how to manage and increase efficiency. 
Current state-of-the-art water treatment technologies are reverse osmosis (RO) and 
multi-stage flash distillation (MSFD). They all require pressure or temperature and need 
to be improved [2], so there remains a sizeable energy penalty. Capacitive deionization 
(CDI) shows great potential to become a next-generation technology. The CDI system is 
fairly simple compared to other methods, and it uses low voltage (usually 1.2V) to 
operate. Therefore, both capital cost and energy cost of CDI systems can be much less 
than other technologies such as RO and MSFD. The energy consumption for RO and 
MSFD are 2.9–3.7 kWh/m
3
 and 4kWh/m
3
, respectively [3]. However, Welgemoed and 
Schutte obtained 0.6 kWh/m
3
 by using a large pilot plant unit based on CDI technology 
[4]. It can be seen that the CDI system only requires one fourth of the energy used in 
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other systems. However, the CDI system shows potential to further increase its efficiency 
by using an energy recovery system. 
Although CDI is a relatively new technology, the general concept is quite simple. A low 
voltage is applied to two porous carbon electrodes and forms a super capacitor. The inner 
electrical field forces ions to adsorb onto electrodes. As a result, ions present in the salt 
solution are removed from water. Due to the capacitive nature of CDI, energy is stored in 
the CDI cell during the deionization process and can be recovered during discharge. 
Several energy recovery methods are presented in other articles, including directly 
connecting two cells together, using a super capacitor, and using a dc-dc converter [5] [6] 
[7]. According to the results shown in previous work, the dc-dc converter is the best way 
to recovery energy. In this thesis, a Ćuk converter system is added to the CDI system in 
order to utilize the stored energy. 
It is important to characterize the CDI system for simulating the whole process. Thus, the 
amount of energy that stored in the CDI can be calculated and the influence of each 
component of CDI can be realized. Many models have been used to simulate CDI process 
[8] [9] [10]. The randles circuit has been used to represent the CDI circuit in this paper. 
The CDI circuit is quite simple and only includes three parts: a series resistor Rs a parallel 
resistor Rp and a supercapacitor C. The recovery energy and efficiency can be easily 
calculated by using this circuit. 
Unlike others who used buck boost converters to recovery CDI system energy [5] [6], a 
Ćuk converter is used here because an external power supply can be added to compensate 
for losses during the recovery process. Although Ćuk converters have been widely used 
in many areas, and its design is fairly mature, design components of the converter to fit 
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the CDI system still need investigation to reach the maximum efficiency. CDI is a low 
voltage system, so even small resistive components can have a great influence on the 
overall efficiency. Thus, the design method of each part of the converter system has been 
shown in this thesis. The losses have been limited, and the overall efficiency is pretty 
high. 
According to the experimental results, the initial voltage drop and voltage step time are 
controlling parameters of the converter system. It can be seen that these parameters are 
controlled by the duty cycle D1. The duty cycle is defined as the ratio of the on time of 
the switch to the total switching period. A detailed study of D1 will be discussed in later 
sections.  
1.2. Thesis outline 
In this thesis, the characterization of a CDI cell is proposed, a new Ćuk converter design 
is shown, the control method of duty cycle is presented, and the influence of system 
ohmic components is observed. The thesis is organized as follows: Chapter 2 talks about 
the background of CDI and current energy recovery methods. Chapter 3 describes 
converter, instrumentation and control systems and their design methods. In chapter 4, 
simulation results are shown and the influence of the control parameters are found. 
Dummy cell and CDI cell experiments and their results are discussed in chapter 5. 
Chapter 6 is the conclusion of the whole thesis.  
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Chapter 2. Background 
2.1. Capacitive deionization 
Capacitive deionization (CDI) is a new technology that can remove ions from salt water. 
Capacitive deionization’s general concept is quite simple: Low voltage, usually smaller 
than 1.5 V to prevent water splitting, is applied to two porous carbon electrodes and 
saltwater will flow through the carbon material. The carbon is used to attract and remove 
ions. The whole process can be divided into two steps: adsorption and desorption [11]. 
Adsorption: As can be seen from Figure 2.1, when low voltage is applied across parallel 
plates, the CDI cell is considered as a super capacitor. Two plates are polarized and form 
negative and positive layers. The inner electrical field forces cations and anions in the salt 
water to go to the negative and positive layers, respectively. Ions can be stored inside the 
carbon because of its porosity. During this step, energy is stored in the cell. 
Desorption: When the electrode is saturated (charging current becomes stable), the 
potential across the two electrodes is decreased to zero. Ions will be released from the 
porous electrode and can be flushed into a highly concentrated solution. At the same time, 
the energy stored in the CDI cell will also be released. 
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Figure 2.1. Capacitive deionization process 
 
2.2. CDI cell characterization 
To describe and simulate the features of the desalination system, CDI cell 
characterization is needed. A Randles circuit shown in Figure 2.2 was used to 
characterize the CDI unit. The equivalent circuit consists of a series resistor Rs, a parallel 
resistor Rp, and a double layer capacitor C. The resistance Rs represents the ionic 
resistance in the solution and the resistance in the connection parts and wires. The 
capacitance C is the double layer capacitor where the ions are stored. The parallel 
resistance Rp represents the leakage component in the solution [12]. Previous work shows 
that these values depend on the carbon material and salt concentration [7]. The carbon 
material used here was developed at the Center for Applied Energy Research (CAER), 
located in Lexington, KY; it comes with high surface area and capacitance. The salt 
concentration is about 5 mM. The corresponding values can be found by using the 
methods below to analyze the charging curve, which is shown in Figure 2.3. 
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Initial state: Add a small potential Vs to the CDI cell and measure the initial current I. 
The capacitor is fully discharged and can be considered as short circuit so that all the 
voltage is added to Rs. Thus, 
  𝑅𝑠 =
𝑉𝑠
𝐼
 (2.1) 
Steady state: Measure the charging current I until it becomes stable. When the current 
becomes stable, it can be assumed that the capacitor is fully charged and current cannot 
pass through it because it is open. As a result, 
 𝑅𝑝 =
𝑉𝑠
𝐼
− 𝑅𝑠 (2.2) 
Self-discharge: When the capacitor is fully charged, disconnect it from the power supply, 
measure the open circuit voltage Voc. The capacitor will self-discharge through Rp. 
Therefore, the self-discharge current Ic will be 
 𝐼𝑐 = 𝑉𝑐𝑚𝑎𝑥𝑒
−
𝑡
𝑅𝑝∗𝐶  (2.3) 
and the value of double layer capacitor is  
 𝐶 = −
𝑡
𝑅𝑝
ln(
𝐼𝑐
𝑉𝑐𝑚𝑎𝑥
)
 (2.4) 
Using these steps and equations, the corresponding model of the CDI cell can be 
determined. The series resistance Rs is approximately 15 Ω, the parallel resistor Rp is 
approximately 100 Ω and the cell capacitance is approximately 10 F. These values will 
be used in the Simulink model in order to find the optimum operation point. 
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Figure 2.2 Equivalent circuit of CDI 
 
 
Figure 2.3 Charging curve 
   
2.3. Other energy recovery methods 
There are several ways to recovery energy from the CDI cell during the desorption step. 
The easiest way to achieve this goal is to connect two CDI cells together. For the sake of 
simplicity, the CDI cell shown here only consists of a capacitor. Assume there are two 
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equally sized CDI cells with capacitance C. One of them is fully charged with voltage V1. 
Thus, the energy stored in the cell1 is 
   E =  0.5 ∗ C ∗ 𝑉1
2  (2.5) 
And the stored charge Q is 
 Q =  C ∗ 𝑉1  (2.6) 
When these two cells are connected together, both of the cells will reach a final voltage Vf. 
According to charge conservation,  
 Q = 2 ∗ C ∗ 𝑉𝑓  (2.7) 
based on (2.5), (2.6) and (2.7). The final voltage Vf is one half of V1. Thus, the energy 
stored in the cell1 and cell2, E1 and E2, is 
 𝐸1 = 𝐸2 = 0.5 ∗ C ∗ 𝑉𝑓
2 = 0.25 ∗ 𝐸  (2.8) 
This means the maximum energy recovered is only 25% when directly connecting two 
cells together. Thus, alternative ways to promote energy utilization are sought. Recent 
research discusses the potential of a dc-dc converter. The result shows that using a 
converter can greatly increase the energy utilization rate. 
Researchers have developed an energy recovery system based on a buck boost converter 
[10] [13]. As can be seen from Figure 2.4, after capacitor C1 is fully charged, switch S1 
will be turned on while switch S2 remains off. During this period, the inductor L will be 
charged, and inductor current will increase until it reaches a maximum limit. During this 
period, the energy is stored in the inductor briefly. Then, S2 will be turned on and S1 will 
be off. In this situation, the inductor current will charge another capacitor C2 until the 
current reaches zero. The cycle continues until C1 voltage reaches zero. According to 
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their results, the energy recovery rate can reach 80% [7]. They only tested the converter 
with a pure capacitor. In this thesis, a more realistic system has been tested. The influence 
of ohmic components has also been observed.  
 
Figure 2.4 Buck boost recovery system 
 
A Ćuk converter is an alternative dc-dc converter technology [14]. Unlike buck boost 
converters, it uses a capacitor as the energy transfer media rather than an inductor. This 
provides a convenient means of integrating a power supply into the system. The benefit 
of the power supply will be described in a later section. Although people have not paid 
much attention to the Ćuk converter coupled with CDI, it shows great potential and can 
become a promising technology. 
 
C1 C2L
S1 S2
Controller
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Chapter 3. Ćuk converter system 
The whole system is shown in Figure 3.1. The system consists of 3 small systems: the 
control system, the converter system, and the instrumentation system. The control system 
is used to determine the state of MOSFET switches and control system duty cycle. The 
converter system is the main component of the whole system; it transfers energy between 
two CDI cells and maximizes recovery efficiency. The instrumentation system is used to 
measure the components’ voltage and current; these values can be used to calculate the 
energy recovery efficiency and converter efficiency.  
 
Figure 3.1 Whole system 
 
Cell1 Cell2Converter
Driver
Microcontroller
Power supply
Sensor Sensor
Sensor
Vp
Ein Eout
Iout
D1 D2
Complementary
Signal
Vin Iin Vout Iout
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3.1. Ćuk converter 
The Ćuk converter can be seen as the combination of a boost converter and a buck 
converter. It inherits features of both the boost converter and buck converter. So the the 
boost buck converter’s output voltage can either be greater than or smaller than the input 
voltage. This allows step up or step down conversions. 
This topology of the converter is relatively simple and is shown in Figure 3.2; it uses two 
MOSFET as switches, three inductors and one capacitor as energy transfer media. The 
use of MOSFET for both of the switching elements makes bidirectional operation 
possible. Unlike the normal boost buck converter, a power supply is added to the circuit 
which can be used to compensate for losses during the energy recovery process. Thus, the 
cell2 voltage is the same as the intial cell1 voltage at the end of energy recovery. As a 
result, another deionization cycle can start immediately without the cell recharging. An 
inductor Lf between the power supply and transfer capacitor is to filter current flowing 
from the power supply; it reduces the likelihood of current flowing to the power supply 
and also limits the power supply current ripple. 
12 
 
 
Figure 3.2 Ćuk converter 
 
As is shown in Figure 3.2, C is the transfer capacitor. It absorbs energy from C1, stores 
the energy for a short period of time and then sends the energy to C2. If a capacitor is 
directly connected to a power supply, the current is only determined by the resistance. A 
very large current can be created due to the low resistance system and causes a big energy 
loss. Two inductors are added to the system in order to resolve this problem. The inductor 
is also used to filter the current flowing to and from the CDI cells.  
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Figure 3.3 Operation stage 
The boost buck converter operates in two stages, as is shown in Figure 3.3 First, switch 
S1 is closed, and the current flows from the input source C1 and stored energy in L1. Then, 
S1 is opened and S2 is closed. Current continues to flow through L1, and the current is 
used to charge the transfer capacitor C. For the second stage, switch S1 is closed and 
switch S2 is opened. At this time, the transfer capacitor discharges through L2 and creates 
a current flow to charge the load C2. Also, the inducor L1 is charged again through the 
input source C1 and ready for subsequent cycles.  
The output voltage is controlled by the duty cycle.The relationship between input and 
output is shown below 
                             
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
1−𝐷1
𝐷1
=
𝐼𝑖𝑛
𝐼𝑜𝑢𝑡
                        (3.1) 
C1 Rp1
Rs1
L1
C
First stage
Second stage
C2Rp2
Rs2
L2
C
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where D1 is the duty cycle. It is defined as the ratio of the on time of the switch to the 
total switching period. Vin and Iin are the input voltage and current, Vout and Iout are the 
output voltage and current.  
The power supply parallels with the transfer capacitor C and keeps the voltage across it 
Vc1 the same as power supply voltage Vs. The input voltage can be expressed as 
 𝑉𝑖𝑛 = 𝑉𝑠 ∗ 𝐷1  (3.2) 
And the output voltage is 
 𝑉𝑜𝑢𝑡 = 𝑉𝑠 ∗ (1 − 𝐷1) (3.3) 
3.1.1. Ćuk converter vs. Buck boost converter 
 
Using a Ćuk converter in a CDI system is a relatively new technology compared to the 
buck boost converter. However, Ćuk converter has advantages that help it to overcome 
some of the shortcomings of the buck boost converter.  
The goal of using a dc-dc converter is to transfer energy between two CDI cells so that 
the other cell can deionize water again with less energy usage. The cell2 can be recharged 
after the recovery process with the help of a power supply when a Ćuk converter is used.  
Unlike the Ćuk converter design, the buck boost converter cannot work with a power 
supply that can compensate for losses during the recovery process. Hence, the cell2 
voltage V2 is smaller than the initial voltage Vini at the end of the energy recovery process. 
However, the deionization process requires certain voltage Vini to operate. The cell2 has 
to be removed from the circuit and charged again before deionizing the salt water. This 
sharply increases the complexity of the CDI process.  
15 
 
Besides, two inductors in the circuit can help the converter provide continuous current 
[15]. For the boost buck converter, the inductor is the only energy transfer source so that 
it has to be fully discharged, and the current is discontinued. The ripple current is fairly 
big compared to the Ćuk converter and the corresponding ripple loss is much bigger.  
The Ćuk converter also has some weaknesses. The Ćuk converter circuit is more complex 
than the buck boost circuit, which means more values need to be measured. It requires 
more system components and circuit measurements. These all relate to potential energy 
losses. However, our new design method helps limit the energy loss and control ripple 
magnitude. Details are discussed in later sections.  
3.2. Control system 
The control system contains two parts, namely, a microcontroller and a driver circuit. The 
microcontroller is used to generate two pulses with alterable duty cycle. The driver circuit 
transfers the pulse signal into the current signal. The current signal controls the state of 
MOSFET and determines input and output voltages. 
3.2.1. Bootstrap circuit 
 
There are various driver circuits that can be used in the Ćuk converter system. The 
bootstrap driver circuit technique is simple and low cost . Thus, it is widely used in this 
converter system to provide power for MOSFET switches. The bootstrap circuit is shown 
in Figure 3.4. The bootstrap circuit consists of a bootstrap diode Dboot, a bootstrap 
capacitor Cboot and a bootstrap resistor Rboot. The bootstrap resistor is used to charge the 
bootstrap capacitor, and the bootstrap diode prevents current from flowing back to the 
power supply. 
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Figure 3.4 Bootstrap circuit 
The bootstrap circuit operates as follows [16]. When S1 is off and S2 is on, the Cboot is 
charged to 5 V through Rboot. Cboot connects to the common point when S2 is on. At the 
end of the low-side drive period, S2 is turned off so Cboot does not connect to the common 
point anymore. The voltage across boot capacitor sharply increases because the capacitor 
is able to maintain its own voltage. Now the gate-source voltage Vgs for S1 is bigger than 
its threshold voltage and S1 will be turned on.  
Normally, the commonly used bootstrap design is good enough to control two MOSFET. 
However, the weakness of the bootstrap circuit was discovered during the experiments. 
When the duty cycle reaches unity, the low side switch S2 is always turned off so that the 
bootstrap capacitor voltage cannot be pumped to the MOSFET threshold voltage. This 
means S1 and S2 can be turned on or off at the same time, and two MOSFET are 
uncontrolled. The experiment requires the duty cycle to be unity in order to fully 
discharge cell1. A possible solution is to add a floating power supply across the Cboot to 
maintain the voltage, but this increases the cost of the circuit and can be a potential 
energy loss. 
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Hence, a self-boost charge pump [17] is used to replace the bootstrap circuit to overcome 
this problem. This design can keep the voltage across the bootstrap capacitor constant 
with a simple circuit. 
3.2.2. Self boost charge pump 
The self boost charge pump circuit is shown in Figure 3.5. The operation of this charge 
pump can be divided into 3 stages [17]: charging, boost, and pumping. Each mode will be 
described individually.  
 
Figure 3.5 Self boost charge pump 
 
Charging Mode: The switch S1 is turned on so that the low side capacitor C1 is 
connected to the common point and charged by the 5v voltage source. The voltage across 
the C1 will be 5 -Vd1-Vd2. In order to maximize the voltage across C1, D1 and D2 should be 
low voltage drop diodes. Hence, two Schottky diodes are used here to minimize the 
voltage drop and decrease the conduction loss. 
D1 D3
Rl
R1
R2
S1
Square Wave
5V
GND
Cl
D2
S2
Ch
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Boost mode: When the low side capacitor C1 is fully charged, S1 should be turned off. 
The voltage V1 on the low side capacitor starts to charge the gate capacitor of S2. The low 
side capacitor is much bigger than the gate capacitor, and the voltage drop on C1 is 
negligible. Once the gate capacitor is fully charged, S2 will be turned on, and current will 
flow through R2.  
Pumping mode: After S2 turns on, the charge in the low side capacitor will be transferred 
to the high side capacitor C2. The diode D2 is used to prevent charge from flowing back 
to low side capacitor. This diode should also be a Schottky diode in order to decrease the 
voltage drop. The pumping mode ends when S1 is turned on again by external control. 
For the control signal Vpulse, an astable 555 timer design is used here to generate a square 
wave signal. The frequency of the signal is about 100 kHz in order to get proper 
bootstrap capacitor voltage. 
The approximate expression for the maximum high side voltage is shown below 
 𝑉ℎ = 5 − 𝑉𝑑1 − 𝑉𝑑2 − 𝑉𝑑3 −
𝐶𝐻
𝐶𝐿
∗
δ𝑣
𝛿1+𝛿2
  (3.3)  
where δv is ripple voltage and 
 δ𝑣 =
𝐼𝐿
𝐶𝐻
∗
𝛿1+𝛿2
𝑓
  (3.4) 
where Vd1, Vd2 and Vd3 are the diode voltage drops. δ1 and δ2 are the duty cycle values 
during the charging and boost intervals. 𝑓 is the system frequency and IL is load current. 
3.2.3. Pulse control   
The microcontroller is used to generate two complimentary pulses with alterable duty 
cycle D1 and D2. The system duty will be the same as the pulse’s duty cycle. Two 
MOSFET cannot be turned on at the same time. Thus, 
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         𝐷1 + 𝐷2 = 1        (3.5) 
where D1 is the duty cycle of the high side switch, and D2 is the duty cycle of the low 
side switch. 
The difficulty lies in how to generate complimentary pulses. Without complimentary 
pulses, the MOSFET switches may be turned on/off at the same time and influence 
system performance. In order to obtain correct pulses, another timer signal is generated in 
the microcontroller; it counts from 0 to G where G relates to system frequency. As you 
can see from Figure 3.6, timer signal TBPRD is generated in the microcontroller and can 
be seen as the reference frame. At the beginning of the count, high side pulse EPWMA is 
set as high and low side pulse EPWMB is set as low. When the timer counts to D1*G, 
EPWMA will be set as low and generate a sync flow [18]. The sync flow will set 
EPWMB to high. The sync flow needs time to activate EPWMB, so a system delay must 
be added to EPWMB in order to calibrate the signal. 
 
20 
 
    
 
Figure 3.6 Pulse control 
 
A complimentary pulses code has been written in the controller and is shown below 
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;   
EPwm1Regs.TBPRD = 3749;                      
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE;       
EPwm1Regs.TBCTL.bit.SYNCOSEL = TB_CTR_ZERO;       
EPwm1Regs.CMPA.half.CMPA=0;  
EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;     
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR;      
EPwm1Regs.ETSEL.bit.SOCAEN = 1;   
EPwm1Regs.ETSEL.bit.SOCASEL = 1;    
 
EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP;   
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EPwm2Regs.TBPRD = 3749;                      
EPwm2Regs.TBCTL.bit.PHSEN = TB_ENABLE;      
EPwm2Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN;     
EPwm2Regs.TBPHS.half.TBPHS = 1;       
EPwm2Regs.CMPA.half.CMPA = 0;     
EPwm2Regs.AQCTLA.bit.ZRO = AQ_CLEAR;     
EPwm2Regs.AQCTLA.bit.CAU = AQ_SET; 
EPwm1Regs.CMPA.half.CMPA = 1875+adcounter;   
EPwm2Regs.CMPA.half.CMPA = EPwm1Regs.CMPA.half.CMPA;  
3.2.4. Duty cycle control 
 
The core of the operation is how to change the duty cycle. The duty cycle can be divided 
into three stages: Charge, discharge, and recharge. The duty cycle has been shown in 
Figure 3.7. 
 
Figure 3.7 System duty cycles 
Charge: At the beginning of the process, cell1 needs to be fully charged in order to 
deionize the water. Hence, all the voltage is added to cell1 and cell2 has no voltage. By 
using equation 3.2 and 3.3, D1 needs to be set as unity and D2 is zero.  
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Discharge: When cell1 is fully charged, and the charging current becomes stable, cell1 
needs to be discharged to release the stored ions; the stored energy will also be released at 
the same time. Now, the duty cycle D1 decreases linearly from 1 to 0, and D2 increases 
from 0 to 1. As a result, energy is transferred from cell1 to cell2, and voltage across cell1 
decreases linearly from Vs to 0. At the same time as cell2 is charged, the cell2 voltage 
will linearly increase. This can be seen from Figure 3.8. 
Recharge: After the discharge process, the open circuit voltage for cell2 is less than 1.2 V 
and is not enough to deionize salt water. Hence, D2 will be set as 1 so cell2 can be fully 
charged, and the carbon materials can get enough energy to adsorb ions again.  
 
Figure 3.8 Cell voltages 
However, the voltage of the cell capacitor is smaller than the power supply voltage 
because of the influence of series resistor Rs and parallel resistor Rp. They consume some 
parts of the voltage. If D1 starts with unity, the open circuit voltage Voc will be smaller 
than power supply voltage Vs. The center capacitor is used to charge high side cell1 for 
some amount of time rather than to attract energy from it. Thus, it is necessary to add an 
initial voltage drop to the system. This can be accomplished by decreasing the duty cycle 
D1 before the discharge process, so the duty is in between 0 and 1 initially. The new duty 
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cycle and voltage is shown in Figure 3.9. Another control parameter is the step time for 
D1. According to experimental results, the step time has a strong influence on the 
recovery efficiency, which should be considered in the Simulink model. The two main 
control factors are the voltage drop and ramp time. It is necessary to learn the influence 
of these factors in order to find a more optimal operation point. A Simulink model has 
been created to test the converter. 
 
 
 
Figure 3.9 Duty cycle and cell voltage with voltage drop 
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3.3. Instrumentation system  
Some terms need to be defined before measuring the circuit. These terms tell the values 
that need to be measured, and the measuring circuit designs are based on these. The input 
power Pin is the power coming from cell1: 
 𝑃𝑖𝑛  = 𝑉𝑖𝑛 ∗ 𝐼𝑖𝑛 (3.6) 
where Vin is cell1 voltage, and Iin is the current comes from cell1. 
The output power Pout is the power transferred to cell2: 
 𝑃𝑜𝑢𝑡 = 𝑉𝑜𝑢𝑡 ∗ 𝐼𝑜𝑢𝑡  (3.7) 
where Vout is cell2 voltage, and Iout is the current flow to cell2. 
The power supply power Ps is the power provided by power suppply 
 𝑃𝑠 = 𝑉𝑠 ∗ 𝐼𝑠    (3.8)   
Where Vs is power supply voltage, and Is is the current coming from the power supply. 
There are five unknowns: Vin, Iin, Vout, Iout and Is. Four kinds of sensing circuits need to be 
designed to measure these values because Iin and Iout can be measured by same sensor. 
3.3.1. Voltage sensor 
Cell2 directly connects to the common point of the circuit. A normal non-inverting 
amplifier is sufficient to measure the voltage. It is used to measure Vout. Figure 3.10 
shows the circuit. 
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Figure 3.10 Voltage sensor 
 
The output of this voltage sensor is 
 𝑉𝑜𝑢𝑡 = (1 +
𝑅2
𝑅1
) ∗ 𝑉+  (3.9) 
The microcontroller can measure up to 3 V (Vout) and the maximum cell2 voltage (𝑉+) is 
2 V. Thus,  
 
𝑅2
𝑅1
=
3
2
− 1 = 0.5  (3.10)  
3.3.2. Differential voltage sensor  
Because cell1 does not connect to the common point of the circuit, a differential voltage 
amplifier is required to measure the voltage. It is used to measure Vin. The design is 
shown in Figure 3.11  
+
-
R1
R2
GND
V+
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Figure 3.11 Differential voltage sensor 
  
The output of the differential voltage sensor is 
 𝑉𝑜𝑢𝑡 =
𝑅2
𝑅1
∗ (𝑉+ − 𝑉−)  (3.11) 
The microcontroller can measure up to 3V and the maximum cell1 voltage is 2v. Thus,  
 
𝑅2
𝑅1
=
3
2
= 1.5  (3.12) 
3.3.3. Bidirectional current sensor    
To measure the current, a 1 Ω resistor is added in series and the voltage across it 
represents the current flow to the cell. Because of the bi-directional control, the current 
can either be positive or negative, but the microcontroller is not able to measure a 
+
-
R1
R2
V+
R1
R2
V-
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negative output voltage. A 5V input is added to the amplifier circuit to bias the output 
voltage. It can be used to measure Iin and Iout. The circuit is shown in Figure 3.12 
    
Figure 3.12 Bidirectional current sensor 
According the the experimental data, the maximum cell current is about 150 mA. So the 
output should be set as: 
 𝑉𝑜𝑢𝑡 = 10 ∗ (𝑉+ − 𝑉－) + 1.5 (3.13) 
In order to get the value of R1, R2, R2’, and R3’, these funtions are used: 
 𝑉𝑜𝑢𝑡 = 𝑅2 ∗ ((
1
𝑅1
+
1
𝑅2
) ∗ 𝑉𝑥 −
𝑉+
𝑅1
)  (3.14)  
Vx is the +/- port voltage of the op amp: 
 𝑉𝑥 = 𝑅𝑝 (
𝑉+
𝑅1
−
5
𝑅3’
)  (3.15) 
Where Rp=1/R1+1/R2’+1/R3’ 
+
-
R1
R2
V+
R1
R2'
V-
Rs
R3'
5V
Vx
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Based on the equations above, the result shows that 
 𝑅2 = 10 ∗ 𝑅1  (3.16) 
 𝑅2′ =
100
7
∗ 𝑅1  (3.17) 
 𝑅3′ =
100
3
∗ 𝑅1  (3.18) 
3.3.4. Differential current sensor  
The current flowing from the power supply is unidirectional but the sensor resistor cannot 
be connected to the common point. A differential amplifier is required to measure current. 
It is used to measure Is. The circuit is shown in Figure 3.13. 
   
Figure 3.13 Differential current sensor 
 
The output of a differential current sensor is: 
        𝑉𝑜𝑢𝑡 =
𝑅2
𝑅1
∗ (𝑉+ − 𝑉−)       (3.19) 
+
-
R1
R2
V+
R1
R2
V-
Rs
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The microcontroller can measure up to 3V, and the maximum power supply current is 
150mA. Thus,  
 
𝑅2
𝑅1
=
3
0.15
= 20  (3.20) 
3.4. Design of passive elements  
Although the basic design of the Ćuk converter is quite simple, specific component 
design is required in order to reach maximum efficiency. This can be accomplished by 
reducing component resistance and lowering the ripple magnitude. 
The system operating parameters during the discharge process are: Power supply voltage 
Vs is equal to 1.2 V, system frequency f is 100 KHz. The maximum current is 15 mA 
instead of 150mA during discharge period. 
3.4.1. Inductor design 
The bidirectional operation requires a symmetrical system. Thus L1 is the same as L2. The 
value of inductance can be calculated by the expression below: 
 𝐿
𝑑𝑖
𝑑𝑡
= 𝑉𝑜𝑢𝑡  (3.21) 
Because dt represents the turn on time of MOSFET switch1. Thus, 
 𝑑𝑡 =
𝐷1
𝑓𝑠𝑤
  (3.22) 
By substituting the (3.21) (3.22) into (3.3), the inductance can be represented as 
 𝐿 = 𝑉𝑐1 ∗ (1 −
𝑉𝑖𝑛
𝑉𝑐1
) ∗
𝑇
𝑑𝑖
   (3.23) 
Now suppose that Vin=α*Vin (0<α<1). Equation (3.23) becomes 
 𝐿 = α ∗ (1 − α) ∗
𝑇
𝑑𝑖
∗ 𝑉𝑐1  (3.24) 
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The maximum value of α ∗ (1 − α) is 0.25. Hence, 
 𝐿 ≥
𝑉𝑠
4∗𝑓𝑠𝑤∗𝑑𝑖
   (3.25) 
where T is system period and fsw is system frequency 
The current ripple Iripple should be limited to 20% of the whole current. Hence, 
 𝑑𝑖 = 0.2 ∗ 15 = 3𝑚𝐴  (3.26) 
And, 
 𝐿=1.2/(4*100*1000*0.003)=1 mH  (3.27) 
3.4.2. Capacitor design 
The center capacitor is the energy storage source. It should be able to handle 15mA 
current. Thus, 
 𝐶
𝑑v
𝑑𝑡
= 𝐼 = 15 𝑚𝐴  (3.28) 
By using equation 3.22, the capacitance will be: 
 𝐶 ≥
𝐼∗𝐷1
𝑑𝑣∗𝑓𝑠𝑤
  (3.29) 
The voltage ripple Vripple should be limited to 1% of total voltage and D1’s maximum 
value is unity, So, 
 𝑉𝑟𝑖𝑝𝑝𝑙𝑒 = 0.01 ∗ 1.2 = 0.012 𝑉  (3.30) 
and 
 𝐶 ≥
0.015
100∗1000∗0.01∗1.2
= 12.5 𝜇𝐹  (3.31) 
3.4.3. Filter inductor design 
The filter inductor is used to protect the power supply. It prevents current flowing to 
power supply and also limits the ripple.  
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The sum of filter inductor voltage and capacitor voltage is the same as power supply 
voltage, so the ripple voltage is the same as inductor voltage. Hence,  
 𝐿𝑓 ∗
𝑑𝑖
𝑑𝑡
= 0.5 ∗ 𝑉𝑟𝑖𝑝𝑝𝑙𝑒  (3.32) 
As you can see from Figure 3.14, the area of the triangle part is Lf*di. It can be calculated 
by  
1
2
∗
1
2
∗
1
2
∗ 𝑉𝑟𝑖𝑝𝑝𝑙𝑒 ∗ dt. After intergrating both sides of equation 3.32, the result shows 
that 
 𝐿𝑓 =
0.5∗0.5∗0.5∗𝑉𝑟𝑖𝑝𝑝𝑙𝑒
𝑑𝑖
  (3.33) 
 
Figure 3.14 Ripple voltage 
To limit the energy loss, the incudtor current ripple Iripple should be less than 1％ of total 
current. So,  
 𝐼𝑟𝑖𝑝𝑝𝑙𝑒 = 0.01 ∗ 15 =0.15mA  (3.34) 
and, 
 𝐿𝑓 =
𝑉𝑟𝑖𝑝𝑝𝑙𝑒
8∗𝑓∗𝐼𝑟𝑖𝑝𝑝𝑙𝑒
= 0.1𝑚𝐻  (3.35)    
3.5. Power control 
The sensing circuit can consume lots of power if inappropriate resistors are chosen. The 
resistance values should be taken into account to maximize energy recovery. The power 
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loss of each circuit will be calculated separately. The maximum power supply voltage is 
1.2 V and the maximum current is about 150 mA. Thus, the maximum power is 0.18W. 
3.5.1. Unidirectional Voltage sensor control  
The power loss of voltage sensor is 
 𝑃𝑙𝑜𝑠𝑠 = 𝑉𝑜𝑢𝑡^2/(𝑅1 + 𝑅2) (3.36) 
The sensor should consume less than 0.1% of total power. Thus, 
 
𝑉𝑜𝑢𝑡
2
𝑅1+𝑅2
≤ 0.001 ∗ 0.18  (3.37) 
According to equation 3.36, 3.37, and 3.10: 
 𝑅1 = 12000 Ω 𝑅2 = 6000 Ω   (3.38) 
3.5.2. Differential voltage sensor control 
The positive port current is  
 𝐼+ =
𝑉+
𝑅1+𝑅2
  (3.41) 
The negative port current is: 
 𝐼− = (𝑉− − 𝑉𝑜𝑢𝑡)/(𝑅1 + 𝑅2)  (3.42) 
The power loss of differential voltage sensor is: 
 𝑃𝑙𝑜𝑠𝑠 = (𝑉− − 𝑉𝑜𝑢𝑡)^2/(𝑅1 + 𝑅2) + 𝑉+^2/(𝑅1 + 𝑅2)  (3.43) 
The Ploss should less than 0.1% of total power, thus, 
 𝑅1 = 17000 Ω 𝑅2 = 25500 Ω   (3.44) 
3.5.3. Differential current sensor control 
Similar to the voltage sensor, the positive current is  
 𝐼+ = 𝑉+/(𝑅1 + 𝑅2)  (3.41) 
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The negative port current is 
 𝐼− = (𝑉− − 𝑉𝑜𝑢𝑡)/(𝑅1 + 𝑅2)  (3.42) 
The power loss of the differential voltage sensor is: 
 𝑃𝑙𝑜𝑠𝑠 = (𝑉− − 𝑉𝑜𝑢𝑡)^2/(𝑅1 + 𝑅2) + 𝑉+^2/(𝑅1 + 𝑅2)  (3.43) 
Similarly, the Ploss should less than 0.1% of total power, thus 
 𝑅1 = 150 Ω 𝑅2 = 3010 Ω   (3.44) 
3.5.4. Bi-directional current sensor control  
To calculate the energy consumption of the sensor, it is required to know the +/- port 
voltage Vx of the op-amp. The Vx can be represented as: 
 𝑉𝑥 =
1
1
𝑅1
+
1
𝑅2‘
+
1
R3‘
∗ (
𝑉−
𝑅1
+
5
R3
′)  (3.45) 
So the total power loss of the sensor is: 
 𝑃𝑙𝑜𝑠𝑠 =
(𝑉𝑜𝑢𝑡−𝑉+)
2
𝑅1+𝑅2
+
(𝑉−−𝑉𝑥)
2
𝑅1
+
𝑉𝑥
2
R2’
+ (5 − 𝑉𝑥)
2/R3′  (3.46) 
Based on (3.45), (3.46), (3.16)- (3.18). Resistor values are: 
 𝑅1 = 1300 Ω  𝑅2 = 13000 Ω 𝑅2’ = 18572 Ω R3‘ = 43334 Ω  (3.47) 
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Chapter 4. Simulation results 
4.1. Simulation result of self-boost charge pump  
The self-boost charge pump is used to maintain the voltage across the high side capacitor 
so the driver circuit can get enough energy to activate the MOSFET switches. In order to 
investigate the performance of the self-boost charge pump, a simple simulation model is 
studied. The model consists of a square wave generator based on a 555 timer and a boost 
circuit. The square wave generator should generate a 100 kHz square wave with 50% 
duty cycle. The boost circuit output should be larger than the MOSFET threshold voltage 
3 V.  
The astable 555-timer design is used to generate a high frequency square wave. 
According to the operation manual [19], the frequency of the square wave depends on the 
value of R1, R2, and C: 
 𝑓 =
1
ln(2)∗𝐶∗(𝑅1+2∗𝑅2)
  (4.1) 
The high time of the wave is: 
 𝑇ℎ = ln(2) ∗ (𝑅1 + 𝑅2) ∗ 𝐶  (4.2) 
The low time of the wave is: 
 𝑇𝐿 = ln(2) ∗ 𝑅2 ∗ 𝐶  (4.3) 
Based on equation (4.2) and (4.3), 𝑅2 ≫ 𝑅1 is required to accomplish a 50% duty cycle 
goal.  
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Table 4.1 Square wave generator parameter 
 
Variable Symbol Value 
Frequency resistor 1 R1 5 V 
Frequency resistor 2 R2 100 kHz 
Frequency capacitor C 100 Ω 
Control Capacitor Ccontrol 200 Ω 
 
 
 
 
Figure 4.1 Square wave generator 
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The system is shown in Figure 4.1, and the component parameters of the signal generator 
are shown in Table 4.1. The control capacitor Ccontrol is used to protect the timer and has 
nothing to do with the output. Based on equation 4.1, the frequency of the signal is 
  𝑓 =
1
0.693∗(2∗7150+681)∗1𝑒−9
= 96.32 𝐾ℎ𝑧  (4.4) 
The simulation result has been shown in Figure 4.2. The simulation result is similar to the 
calculation result. 
 
 
Figure 4.2 Simulation result of square wave generator 
 
Another simulation model is built to verify the self-boost charge pump circuit. The circuit 
is shown in Figure 3.5. Table 4.2 shows test conditions for the circuit. The low voltage 
Schottky diodes are selected here to limit the voltage drop and maximize the output 
voltage.  
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Table 4.2. Test conditions for boost circuit 
Variable Symbol Value 
Power supply voltage Vs 5 V 
Signal generator frequency f 100 kHz 
Current limiting resistor R1 100 Ω 
Boost resistor R2 200 Ω 
Diode forward drop Vd 0.3 V 
MOSFET threshold voltage Vth 3 V 
Low side capacitor Cl 6.8e
-6
 F 
High side capacitor CH 6.8e
-6
 F 
Load resistor Rl 200 Ω 
 
The load resistor Rl is set to 200 Ω to control the load current Il  to 19.5 mA. According 
to the paper [17], the sum of charging and boost mode duty cycles δ1 + δ2is assumed to 
be 0.6. The ripple voltage can be calculated by equation 3.4, 
 δ𝑣 =
𝐼𝐿
𝐶𝐻
∗
δ1+δ2
𝑓
=
0.0195
6.8𝑒−6
∗
0.6
100∗1000
= 0.0172 V  (4.5) 
Substituting (4.5) into (3.3), the maximum high side voltage is: 
𝑉𝐻 = 5 − 𝑉𝑑1 − 𝑉𝑑2 − 𝑉𝑑3 −
𝐶𝐻
𝐶𝐿
∗
δ𝑣
𝛿1+𝛿2
= 5 − 0.3 − 0.3 − 0.3 − 0.0172 = 4.08V  (4.6) 
Figure 4.3 shows the simulation result for the high side capacitor voltage Vh, and the 
ripple voltage δv can be calculated from it. The average high side capacitor voltage is 
approximately 3.94v, which is big enough to activate the MOSFET. The maximum high 
side capacitor voltage is 3.95v and ripple voltage is 3.95-3.935=0.015v. Although the 
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simulation result is slightly smaller than the calculated result, it is still true that good 
agreement exists. 
 
 Figure 4.3 Simulation result for self-boost pump  
 
4.2. Simulation result for Ćuk converter 
In order to optimize system performance and find the influence of initial voltage drop and 
voltage ramp time, a simulation model is developed. The model has been simplified and 
can represent basic features of the converter. The cell model is shown in Figure 4.4, and 
Figure 4.5 shows the whole system model. The model can be seen as two CDI cells 
connected together with controllable cell voltage Vcell1 and Vcell2. The cell voltage is 
controlled by a voltage ramp time tramp and initial voltage drop Vdrop. The converter is 
simplified, using a parameter α that represents converter efficiency. Thus, the current Is 
that flows from power supply can be expressed as 
 𝐼𝑠 =
𝐼𝑖𝑛
α ∗𝐷1
+
𝐼𝑜𝑢𝑡
α ∗(1−𝐷1)
  (4.7) 
 
39 
 
 
Figure 4.4 CDI cell simulation model 
 
Figure 4.5 Whole system simulation model 
 
The voltage drop is set as 0 V to test its influence. The values of Rs, Rp, and C are set as 
15 Ω, 100 Ω, and 10 F, respectively, to match the simulation result of the CDI cell. The 
step time is 600 s, discharging starts at 900 s, and converter efficiency α is 0.85. The 
voltage results are shown in Figure 4.5, the current results are shown in Figure 4.6, and 
Figure 4.7 show the duty cycle results. It can be seen that when the voltage ramp starts, 
the cell1 current keeps positive for about 100 s, and this positive current means that cell1 
still extracts energy from the power supply rather than provides energy to cell2. Figure 
4.8 can explain this. If there is no initial voltage drop, the cell1 voltage is higher than the 
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open-circuit voltage of cell1, so cell1 will be recharged. Hence, an initial voltage step is 
essential to enhance system efficiency. 
 
Figure 4.6 Cell voltage with zero voltage drop 
 
Figure 4.7 Cell current with zero voltage drop 
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Figure 4.8 Cell duty cycle with zero voltage drop 
 
 
Figure 4.9 Cell1 open circuit voltage vs. cell1 voltage 
 
Adding an initial voltage step is essential to increase energy recovery. If the initial 
voltage step is too small, the cell voltage Vcell is larger than the cell1 open circuit voltage 
Voc at the beginning of discharging process. The converter will be used to charge the cell 
again rather than extract energy from it. If the voltage step is too big, the cell output 
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current will be very large and cause undesired energy loss. Controlling the initial value of 
the duty cycle can do this. If the duty cycle is less than unity initially, less voltage will be 
added to cell1 and the initial voltage drop is added. 
Another control parameter is the voltage ramp time; it shows the required time for cell1 
voltage to decrease from Vs to 0. If this time is too short, the cell output current is too 
large, and the corresponding energy loss is unacceptable. If the time is too long, the 
self-discharge losses of the cell will decrease system energy recovery. Hence, it is 
important to simulate the model and find the optimum operation point. Because voltage is 
controlled by duty cycle, the voltage ramp time is the same as duty cycle ramp time. 
4.2.1. Optimum point simulation 
For the purposes of this application, energy efficiency 𝜇 is defined as described below. 
Recalling equations (3.6)–(3.8), the energy efficiency is defined as 
 𝜇 =
𝐸𝑜𝑢𝑡−𝐸𝑝
𝐸𝑜𝑢𝑡
  (4.8) 
It shows the percentage of cell2 energy that does not come from the power supply. 
Higher values indicate higher system efficiency. Several simulations have been 
performed to observe the influence of the control parameters ramp time and voltage step. 
Table 4.3 shows the test conditions. 
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Table 4.3 Simulation conditions 
 
Variable Symbol Value 
Power supply voltage Vs 1.2V 
Capacitor C 10 F 
System efficiency α 85 % 
Start time tstart 900 s 
Ramp time tramp 15:30:1800 
Voltage step Vstep 0.05:0.1:1.15 
 
The parallel resistance or the leakage resistor is set as 10000 Ω, and the series resistance 
is set as 0.015 Ω. This is an idealized case in which the effects of the parasitic elements 
are suppressed. In this case, the CDI cell can be approximated as a pure capacitor without 
any ohmic losses. The simulation result is shown in Figure 4.9. It can be seen that voltage 
drop has a huge influence on the efficiency, and ramp time influence can be ignored. It 
can be seen that the efficiency is up to 100%.  
In another case, or the realistic system, the parallel resistance is 100 Ω and series 
resistance is 15 Ω. The efficiency simulation result is shown in Figure 4.10. It can be seen 
that both ramp time and voltage step have huge impacts on the efficiency. According to 
the data, the maximum efficiency is about 5%. At the optimum point, the ramp time is 
500 s and the voltage step is approximately 0.5 V. Comparing Fig. 4.9 with Fig 4.10, the 
efficiency decrease by 95%. This indicates that the ohmic components have big 
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influences on the system. The real experiment will test the influence of the ohmic 
component 
 
Figure 4.10 Energy efficiency results for the ideal system
 
Figure 4.11 Energy efficiency result for the realistic system 
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Chapter 5. Experimental results 
In order to examine the converter system, a converter prototype has been created. A 
dummy cell is also built in the lab to represent a CDI system. As shown in the Figure 5.1, 
the converter prototype is based on the calculation results above. The dummy cell, as 
shown in Figure 5.2, is the same as the CDI simulation results, the parallel resistor is 100 
Ω, the series resistor is 15 Ω, and capacitor is 10F. Jumper circuits are added to the 
dummy cell so Rs and Rp can be shorted. As a result, the influence of Rs and Rp can be 
tested during the experiment. The microcontroller is based on TMS320 by Texas 
Instruments.   
 
Figure 5.1 Ćuk converter test circuit 
46 
 
 
Figure 5.2 Dummy cell 
  
5.1. Experimental results with the dummy cell 
The experiment with the dummy cell is used to test the converter performance and also 
find out the influence of the ohmic components. The experiment can be divided into 4 
cases: pure capacitor case, capacitor with series resistor, capacitor with parallel resistor, 
and capacitor with series and parallel resistors. 
For the pure capacitor, no voltage drop is needed and the ramp is set as 250s. The power 
supply voltage is 1.2V, the charging time is 900s, and the system frequency is 20KHz. 
The experimental result is shown in Figure 5.3. At around 190s, the cell1 energy is not 
enough to compensate system losses so the power supply current starts increasing, and 
cell1 current decreases. The cell2 current is also increasing because more energy is added 
to cell2.       
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Figure 5.3 Test results for pure capacitor 
 
By using equation 3.7, 3.8, and 3.9, the input energy Ein is 5.765J, the output energy Eout 
is 4.275J, and the power supply provides 0.86J of energy (Ep). From equation 4.8, the 
energy efficiency is: 
 𝜂 =
4.275−0.86
4.275
= 80%  (5.1) 
 
0 50 100 150 200 250
0
0.2
0.4
0.6
0.8
1
1.2
1.4
Cell Voltage
Time (s)
V
o
lta
g
e
 (
V
)
 
 
Cell1
Cell2
48 
 
For the second case, the parallel resistor is shorted so the leakage loss is reduced. The 
ramp time is set as 600s, and other conditions remain the same. The simulation result is 
shown in Figure 5.4. Compared with Figure 5.3, the cell current is smaller because the 
series resistor limits the current magnitude. The final result shows Ein is 3.89J, Eout is 4.4J, 
and Ep is 1.31J. The input energy decreases because the series resistor consumes energy, 
and the power supply has to provide more energy to compensate for the loss. The energy 
efficiency for this case is: 
𝜂 =
4.4−1.31
4.4
= 70% (5.2) 
It can be seen that the series resistor somewhat reduces the efficiency, but it does not 
change considerably. 
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Figure 5.4 Test result for capacitor with Rs 
 
For the case 3, the series resistor is shorted and parallel resistor is added to the circuit. 
This also brings back the leakage loss. The test conditions are the same as case 2. The 
result is shown in Figure 5.5. 
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Figure 5.5 Test results for capacitor with Rp 
 
At the beginning of the recovery process, no voltage drop is added. Both cell1 current 
and power supply current are kept positive for 50 S, so there is additional energy loss. 
Due to the time limit, the experiment with a voltage drop will be done next time. The 
current trend still looks at the same. The input energy Ein is 2.34 J, the output energy Eout 
is 6.67 J, and power supply energy Ep is 5.63 J.  
The energy efficiency for this case is: 
𝜂 =
6.67−5.63
6.67
= 15.6% (5.3) 
The efficiency decreases sharply due to the leakage loss. The parallel resistor is too small, 
so the corresponding leakage loss has a big impact on the efficiency. This indicates that 
the parallel resistor should be lowered to increase efficiency. 
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The fourth case represents a real CDI system; both series and parallel resistors are 
brought back to the circuit. The voltage drop is 0.5 V, and the ramp time is 600 s. These 
parameters are chosen according to the simulation result. The experimental result is 
shown in Figure 5.6. 
 
 
Figure 5.6 Test results for Capacitor with Rs and Rp 
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The input energy Ein is 1.76J, the output energy Eout is 8.08J, and power supply energy Ep 
is 7.47J. The Rs and Rp increase the line loss so cell1 provides less energy, and the power 
supply needs to provide more energy to compensate for the system loss. The energy 
efficiency for this case is: 
𝜂 =
8.08−7.47
8.08
= 7.5% (5.4) 
The result shows that the converter is able to recovery most of energy without the 
influence of the ohmic components. The future work should be concentrated on reducing 
the magnitude of ohmic component of cell. Improving converter components to decrease 
line loss will also be done in the future. 
5.2. Experimental results with the real CDI cell 
As mentioned above, in the previous work, the dc-dc converter has only been tested with 
pure capacitor or dummy cell. Real CDI cell has not been tested with dc-dc converter. 
Also, the simulation model cannot perfectly represent real CDI cell because the reactions 
during the experiment is hard to simulate. Thus, several experiments have been 
performed to figure out the performance of the converter with real CDI cell. The CDI cell 
is shown in Figure 5.7 
 
Figure 5.7 CDI cell 
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These experiments are used to test the converter’s performance under different conditions. 
Thus, eight experiments with different voltage drops and ramp times have been 
performed to see the result. Table 5.1 shows the test conditions. The power supply 
voltage is 1.2 V and system frequency is 20 kHz. 
Table 5.1 Test conditions for CDI cell 
 
Voltage drop Ramp time 
0.2 V 400 s 
0.2 V 600 s 
0.3 V 300 s 
0.3 V 400 s 
0.3 V 600 s 
0.5 V 300 s 
0.5 V 400 s 
0.5 V 600 s 
 
The final results are shown in Table 5.2. 
 
 
The experiment result shows that the energy efficiency can reach to 40% that is better 
than simulation result. This indicates that a new system simulation model needs to be 
made in the future.    
Table 5.2 Experiment result for CDI cell  
Voltage 
drop 
Ramp 
time 
Cell1 
energy 
Cell2 
energy 
PS energy 
Recovery 
energy 
Efficiency 
0.2 V 400 s 3.24 J 5.45 J 3.57 J 1.88 J 34.5% 
0.2 V 600 s 3.8 J 7.37 J 5.02 J 2.35 J 31.9% 
0.3 V 300 s 3.6 J 5.2 J 3.1 J 2.1 J 40.3% 
0.3 V 400 s 4.04 J 6.61 J 4.26 J 2.35 J 35.5% 
0.3 V 600 s 3.36 J 7.62 J 5.5 J 2.12 J 27.8% 
0.5 V 300 s 3.41 J 6.67 J 5.24 J 1.43 J 21.3% 
0.5 V 400 s 4.09 J 7.44 J 5.33 J 2.11 J 28.4% 
0.5 V 600 s 4.7 J 9.55 J 6.77 J 2.78 J 29% 
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Chapter 6. Conclusion 
The capacitive deionization process can help relieve water scarcity problems that are 
increasing in communities around the globe. A detailed CDI circuit and its design method 
are described. Several methods of transferring energy between CDI cells are compared, 
including direct connection and with a dc-dc converter. Secondly, a Ćuk converter with a 
self-boost charge pump and alterable duty cycle is described. The methods of reducing 
ripple voltages and currents by system components are presented. Operational means that 
can reduce energy losses on measuring circuits are also observed. Next, a simulation 
model is built to determine the influence of voltage ramp time and voltage steps. The 
optimum operation point is found by using a newly created model with the results 
showing that the system can get substantially high efficiency with pure capacitors. 
Furthermore, a real converter and a dummy cell are built in the lab to verify simulation 
results, and the impact of the series resistor and parallel resistor was tested. The results 
show that the parallel resistor can cause large energy losses in the system and needs to be 
lowered in the future. Also, the real experiment results do not fit well with simulation 
results. Thus, a new simulation model will be made in the future. 
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